In this paper, we analyze the effects of aging mechanisms on the soft error susceptibility of both standard and robust latches. Particularly, we consider bias temperature instability (BTI) affecting both nMOS (positive BTI) and pMOS (negative BTI), which is considered the most critical aging mechanism threatening the reliability of ICs. Our analyses show that as an IC ages, BTI significantly increases the susceptibility of both standard latches and low-cost robust latches, whose robustness is based on the increase in the critical charge of their most susceptible node(s). Instead, we will show that BTI minimally affects the soft error susceptibility of more costly robust latches that avoid the generation of soft errors by design. Consequently, our analysis highlights the fact that in applications mandating the use of low-cost robust latches, designers will have to face the problem of their robustness degradation during IC lifetime. Therefore, for these applications, designers will have to develop proper low-cost solutions to guarantee the minimal required level of robustness during the whole IC lifetime.
I. INTRODUCTION
T HE continuous scaling of microelectronic technology enables to keep on increasing system complexity and performance. However, this comes together with an increased vulnerability of ICs to radiation-induced faults [1] - [3] . Particularly, it has been proven that single event transients (SETs) affecting storage elements (latches and flip-flops) are by far the major cause of soft errors (SEs) affecting sequential circuits [4] , [5] . Consequently, extensive research efforts have been recently devoted to the devising of novel hardening approaches for latches and flips-flops. Robust latches can be divided in two categories, depending on how their increased robustness against SETs is achieved [6] . One category, hereinafter referred to as category 1, consists of latches made robust by increasing the capacitance of some of their nodes and/or the driving strength of some transistors (e.g., see the latches proposed in [7] - [10] ). These approaches usually require low area overhead, but do not guarantee complete immunity against SEs. In fact, depending on the hitting particle energy, SETs may still be generated and possibly result in output SEs. The second category of robust latches, hereinafter referred to as category 2, consists of latches whose robustness relies on proper modifications of their internal structure, which make them robust regardless of the hitting particle energy (e.g., see the latches in [4] , [6] , and [11] - [14] ). Latches in category 2 use independent feedback loops to control the output (in some cases through a C-element). This way, a SET affecting one of the loops cannot result in a SE. Therefore, only SETs affecting the input node and satisfying the latch setup and hold times can generate a SE. However, this event has been proven to be very unlikely [8] . Therefore, robust latches in category 2 are less vulnerable to SEs than latches in category 1. A main drawback of category 2 latches, which might limit their use in low-cost applications, is their higher area overhead, power consumption and, in some cases, impact on performance compared to robust latches in category 1.
Together with the increased susceptibility to SETs, aggressively scaled electronics is becoming increasingly prone to aging mechanisms, such as bias temperature instability (BTI), which is considered the primary parametric failure mechanism in modern ICs [15] - [17] . Negative BTI (NBTI) and Positive BTI (PBTI) are observed in pMOS and nMOS transistors, respectively. They cause performance degradation of MOS transistors, when they are ON. For instance, it has been proven that, due to NBTI, the absolute threshold voltage of pMOS transistors can increase by more than 50 mV over ten years, thus resulting in more than 20% circuit performance degradation [18] . In data-paths of high performance systems, such a performance degradation may exceed circuit time margin, eventually leading to a delay-fault. As a consequence, in the last few years, together with SET modeling, significant efforts have been also devoted to modeling circuit performance degradation over time due to BTI (e.g., see [17] and [19] ). Several approaches have been also proposed to limit the effects of BTI [18] , [20] , all based on the idea to integrate on-die aging sensors able to detect performance degradation induced by BTI, to then allow the adjustment of the system clock period, thus avoiding that incorrect data are sampled.
In addition, recent works [21] - [25] have shown that BTI has a negative impact on the SE susceptibility of ICs. This occurs because BTI significantly reduces the value of the critical charge of nodes of both combinational circuits and SRAMs over time. In fact, as shown in [26] , the critical charge of a node strongly depends on the value of the restoring current of its pull-up/pulldown networks. Since BTI increases significantly the absolute value of the transistor threshold voltage, it also reduces the value of the restoring current of the affected node. As a result, its critical charge reduces, and the likelihood of SET generation increases noticeably.
As previously mentioned, SETs affecting latches and flipflops are by far the major cause of SEs affecting sequential circuits. However, to the best of our knowledge, the impact of aging phenomena (namely, BTI) on their SE susceptibility has not been assessed in details so far. In [27] , we have presented a preliminary analysis of the effects of NBTI on the soft error rate (SER) of a standard and two robust latches (one robust latch in category 1 and one robust latch in category 2). In this paper, we extend the analysis in [27] to account for the effects of both NBTI and PBTI (BTI) on the SER of the standard and robust latches considered in [27] . We also assess the effect of different stress conditions on the transistors composing the latches. Moreover, we analyze the effects of BTI on the SER of four additional robust latches (two in category 1 and two in category 2) recently proposed in literature.
We show that, during the circuit operating time, BTI may significantly increase the SER of standard latches and that of low-cost robust latches in category 1, while it minimally affects the SER of more expensive robust latches in category 2. This because robust latches in category 2 filter out SETs on all their internal and output nodes by design. They are only susceptible to SEs due to SETs occurring at their input node during the latch setup and hold times, which is an unlikely event [8] . It should be noted that hold time is generally negligible for recent latches, and it will not considered in our analysis. Our analysis highlights that, in applications requiring the use of low-cost robust latches in category 1, rather than the more robust, but also more costly latches in category 2, designers will need to face the problem of the degradation of their robustness over time.
The rest of the paper is organized as follows. In Section II, we give some preliminaries on BTI and SER of latches. In Section III, we analyze the impact of BTI on the critical charge and setup time of a standard and some robust latches in Category 1 and 2.
In Section IV, we analyze the impact of BTI on the SER of the considered latches. Finally, in Section V, we draw some conclusive remarks.
II. PRELIMINARIES ON BTI AND SER
As discussed in [8] , the SER of a latch can be expressed by the sum of several contributions, each referred to a node of the latch. In turn, SET susceptibility of each node can be expressed as a function of: i) the window-of-vulnerability (WOV), which is the time interval within a clock period (T CK ) during which a SET hitting the node can propagate till the output of the latch and give rise to a SE; ii) the critical charge (Q crit ) of the considered node, that is the amount of charge collected by the hit node that produces a voltage glitch whose amplitude exceeds the logic threshold of the fan-out gate. The total SER for a latch is given by:
where i = 1 . . . n are the nodes of the latch that may produce an output SE if affected by a SET; κ i is proportional to the susceptible area of the node i (A i ); Φ P is the flux of hitting particles (Φ P ∼ = 56.5/s·m 2 at sea level [28] ); β is a parameter depending on the technology and operating environment [8] .
As discussed in [8] , SEs caused by SETs affecting the internal/output nodes of a latch are the major contributors to the overall latch SER, while SEs caused by SETs affecting the latch input node have a marginal impact. This is mainly because the WOV of the latch input node, which is equal to the latch setup and hold times, is considerably smaller than the WOV of the latch internal/output nodes, which is generally equal to latching phase duration T CK /2 [8] .
BTI causes significant threshold voltage degradation in MOS-FET using either Hafnium-dioxide high-k dielectric material or pure Silicon Dioxide (SiO 2 ) [17] . NBTI and PBTI are observed in pMOS and nMOS transistors, respectively. They cause a threshold voltage shift (ΔV th ) in MOS transistors when they are ON (stress phase), at elevated temperatures [17] . The BTI-induced degradation is partially recovered when the MOS transistors are OFF (recovery phase). The reaction-diffusion model in [17] allows designers to estimate the threshold voltage increase as a function of technology parameters, operating conditions and time. However, it is not suitable to model longterm BTI degradation. In [29] and [25] , an analytical model has been proposed that allows designers to estimate the long-term, worst-case threshold voltage shift ΔV th as a function of applied voltage, stress/recovery time and temperature. It is:
where C ox is the oxide capacitance, Δt is the operating time, α is the fraction of time in which the considered transistor is under a stress condition, E a is the interface traps activation energy (E a ∼ = 0.8 eV [30] ), k is the Boltzmann constant, T is the operating temperature, n is a fitting parameter equal to 1/6. The coefficient χ enables to distinguish between PBTI (χ = 0.5) and NBTI (χ = 1) effects [25] , [19] , [24] , showing that PBTI is less a severe problem than NBTI. By means of the parameter (0 ≤ a ≤ 1) we are able to account for the effective amount of time during which a device is under stress. It is α = 0, if the MOS transistor is always OFF (recovery phase), whereas α = 1, if it is always ON (stress phase). Finally, the parameter K lt lumps technology specific and environmental parameters, and has been estimated to be
, by fitting the model in [29] with the experimental results reported in [31] for a 32 nm High-K CMOS technology.
As introduced before, in this paper we investigate the impact of BTI on the latches' SER that, as shown in (1), depends on the Q crit and on the WOV of each latch node.
III. IMPACT OF BTI ON LATCH NODE CRITICAL CHARGE
AND SETUP TIME
We assess the impact of BTI-induced MOS transistor threshold voltage shift (ΔV th ) on the Q crit of latch nodes and on the latch setup time (t SU ). Particularly, through HSPICE simulations, we analyze how Q crit and t SU vary as a function of operating time and stress ratio. This latter, in turn, depends on the probability to have a logic 1 at the latches' input. In our analysis, we have not evaluated the latches' hold time (t hold ) degradation due to BTI, since we have verified that for the considered latches it is t hold ≈ 0.
A. Simulation Setup
The considered latches are shown in Fig. 1 . They are: 1) the latch in [32] (see Fig. 1(a) ), as an example of standard latch; 2) the robust latches recently proposed in [7] , [8] and [10] (see Fig. 1(b)-(d) , respectively) that belong to category 1; 3) the robust latches recently proposed in [6] and [14] (see Fig. 1 (e) and (f), respectively) that belong to category 2. We have implemented all latches with a 32 nm High-K CMOS technology [33] , with 1 V power supply, 1 Ghz clock frequency, and minimum transistor sizes guaranteeing a correct behavior.
For each latch, we have evaluated only the Q crit of those nodes that, when affected by a SET, may generate a SE. Since these nodes present a finite value of Q crit , they are the only nodes contributing to the SER of a latch. In particular, we have evaluated the Q crit of the following nodes: B, C, Q and D, for the standard latch (see Fig. 1(a)) ; in1, nQ, Io1 and D, for the robust latch in [7] (see Fig. 1(b) ); Q and D, for the robust latches in [8] and [10] (see Fig. 1(c) and (d) ). As for the robust latches in category 2 in [6] and [14] (see Fig. 1 (e) and (f)), we have evaluated the Q crit of node D only, since SETs affecting all other nodes are completely filtered out.
We have computed the threshold voltage shift ΔV th induced by BTI degradation by utilizing the model in (2), for some representative circuit operating times (Δt = 0, 1, 3, 6 years). We have considered an operating time up to 6 years only, because we have verified that the BTI degradation exhibited after 6 years is comparable to that after 10 years of operation, being the maximum difference lower than 2%. In order to account for the impact of different stress ratio on the BTI-induced Q crit variation, we have considered three different probabilities of having a logic 1 at the latches' input (P IN=1 ). Namely, we have evaluated the BTI degradation for P IN=1 = 0.25, P IN=1 = 0.5, and P IN=1 = 0.75.
B. Impact of BTI on the Critical Charge
In Table I , we report the Q crit values of the nodes of the considered latches, for circuit operating times and input probabilities previously considered. The table also reports the relative reduction of Q crit of each node for the considered circuit operating times, calculated as:
First, for all latches and for all input probabilities, the Q crit of all nodes decreases rapidly during the early stage of lifetime. Particularly, it can be observed that, after only 1 year of operation, the Q crit degradation exceeds 60% of the total degradation experienced after 6 years. After 3 years of operation, it exceeds 90% of the value after 6 years for all nodes and input probabilities. Moreover, considering the standard latch and the robust latches in category 1, we can see that node B in the standard latch, node In1 in the latch in [7] , and node Q in the latches in [8] , [10] exhibit the lowest value of Q crit for all considered operating time. This holds true for all considered input probabilities.
It is worth noticing that the relationship among the Q crit of the nodes in the standard latch and in the robust latch in [7] is in accordance with the results reported in [26] . They proved that the critical charge of a circuit node depends much more on the conductance of the gate driving the node (driving strength) than on the node capacitance. In fact, for the standard latch and for the robust latch in [7] , the Q crit of the input and output nodes is considerably higher than that of the other internal nodes (i.e., see B and C in the standard latch, In1 and Io1 in the latch in [7] ). Indeed, these latter are driven by transfer gates, which exhibit a much lower strength than the gates driving the input and output nodes. Moreover, we can also note that the Q crit of input node D is slightly higher than that of the output node Q. This because, although both nodes are driven by gates with the same conductance, the node capacitance associated with the input node D is slightly higher than that associated to the output node Q, which we have assumed loaded by a minimum-sized inverter.
From Table I , we can observe that all nodes exhibit the highest Q crit degradation for P IN=1 = 0.75, and that the relative difference between different P IN=1 is small (always lower than 4%). Moreover, the nodes with the highest reduction in the Q crit value after Δt = 6 years are: node B in the standard latch (ΔQ crit = −17.4%), node D in the robust latch of category 1 in [7] (ΔQ crit = −20.2%), and node D in the robust latches of category 1 in [8] and [10] (ΔQ crit = −20.3% and 14.8%, respectively). As for the robust latches of category 
C. Impact of BTI on Setup Time
We now report some of the simulation results showing how the setup time (t SU ) of the considered latches (see Fig. 1 ) increases as a function of circuit operating time Δt. As clarified in Section II, the SER of latches depends linearly on the WOV of their nodes. Since the WOV of the input node equals the t SU of the latches, we should account for the t SU variation due to BTI to accurately characterize how operating time affects the SER of the latches. Consider that robust latches of category 2 in [6] and [14] can experience SEs only because of SETs affecting their input node during t SU . Thus, for these latches, the t SU variation over time will directly influence their SER. On the other hand, in the standard latch and in the considered robust latches of category 1 (see [7] , [8] , and [10] ), the WOV of the input node (t SU ) is considerably smaller than the WOVs of all other nodes (generally equal to T CK /2). Therefore, the t SU variation over time will minimally affect the SER of these latches. However, in order to avoid timing violations in aged circuits, such a t SU variation should be taken into account by the designers, especially if the latches are connected to the outputs of critical data-paths. Fig. 2 shows the values of the t SU of all considered latches, as a function of circuit lifetime Δt, for P IN=1 = 0.5. We can observe that, for all latches, the value of t SU is a monotonic function increasing with the circuit operating time Δt. Particularly, t SU increases with a much higher rate during the first 2−3 years of circuit operation, than during the remaining circuit operating time. In fact, the variation exhibited at Δt = 3 years ranges from 78% to 96% of the total variation after 6 years of operation.
More in details, Table II reports the t SU values of the considered latches for some representative circuit operating times (Δt = 0, 1, 3, 6 years), and three different probabilities of having a logic 1 at the latches' input (P IN=1 = 0.25, P IN=1 = 0.5, and P IN=1 = 0.75). The table also reports the relative increase of the t SU of each latch for the considered circuit operating times, calculated as:
We can observe that latches in [6] - [8] experience their maximum t SU increase for P IN=1 = 0.25, whereas for all other latches, the maximum t SU increase is exhibited for P IN=1 = 0.75. After Δt = 6 years of circuit operating time, FIG. 1 the compared latches present a t SU increase ranging from 18.8% (see latch in [14] ) to 40% (see latch in [10] ). Designers should consider such a t SU variation in order to avoid timing violations during circuit lifetime, especially if the latches are connected to the output of critical data-paths.
IV. IMPACT OF BTI ON LATCH SER
We evaluate the SER of the considered latches as a function of the circuit operating time (Δt), for the considered P IN=1 probabilities. As shown in (1), for a given latch, the total SER is the sum of the SER of each node that, if affected by a SET, may produce a SE. Therefore, the SER of the analyzed latches will be expressed by the sum of: the SER of nodes B, C, Q and D, for the standard latch (see Fig. 1(a) ); the SER of nodes in1, nQ, Io1 and D, for the robust latch in [7] (see Fig. 1(b) ); the SER of nodes Q and D, for the robust latches in [8] , [10] (see Fig. 1(c) and (d)); the SER of node D only (since SETs on other nodes of these latches are filtered out), for the robust latches in [14] , [6] (see Fig. 1(e) and (f) ).
In Table III , we report the nodes i contributing to the SER of the considered latches, together with the expressions of the W OV i and parameter k i , (reported in the third and fourth columns, respectively). As clarified before, parameter k i is proportional to the susceptible area of node i (A i ). As for the flux of hitting particles Φ P in (1), we considered Φ P ∼ = 56.5/s·m 2 [28] . Finally, for the considered 32 nm CMOS technology, we have derived the value of parameter β from [34] . In particular, for our analysis we have considered β = 90 × 10 12 1/C. More in details, according to the expressions of the WOVs and parameter k reported in Table III , we can express the SER of the standard latch (SER STD ) and of the robust latches in [7] , Fig. 3 . Values of the SER of the considered latches as a function of circuit operating time, for the case of having a logic 1 at the latches' input with a 50% probability (i.e., P IN = 1 = 0.5).
[8], [10] , [14] and [6] (SER [7] , [8] , [10] , [14] , [6] ) as follows:
SER [7] = Φ P t setu p [7] T 
SER [8] 
SER [10] 
SER [14] = Φ P t setu p [14] T
SER [6] = Φ P t setu p [6] T
In Fig. 3 , we report the obtained trend of the SER for all the considered latches as a function of Δt, for P IN=1 = 0.5. We can see that, as expected, the SER increases with Δt for all latches. During the first 2 years of circuit operation, SER degradation rate is much higher than during the remaining operating time. For all latches, after only 2 years, the SER degradation exceeds 90% of the total degradation exhibited after 6 years of operation. We can also observe that, during the whole circuit lifetime, the SER of the robust latches in [6] and [14] (in category 2) is approximately one order of magnitude lower than the SER of the standard latch and the robust latches in [7] , [8] and [10] (in category 1). Nonetheless, the SER of the robust latches in [7] , [8] , and [10] are all lower than that of the standard latch along the whole circuit lifetime. These results show that, as expected, the latches in [6] and [14] are much more robust than the standard latch and the robust latches in [7] , [8] , and [10] . Moreover, over the circuit operating time, the SER increase experienced by the latches in [6] and [14] is negligible compared to that of the standard latch and the robust latches in [7] , [8] , and [10] . Table IV reports the SER values of the considered latches for Δt = 0, 1, 3, 6 years, and the considered probabilities to have a logic 1 at the latches' input (P IN=1 = 0.25, P IN=1 = 0.5, and P IN=1 = 0.75). For each circuit operating time, the table also reports the ratio between the SER increase of the standard latch and the latches in [7] , [8] , and [10] over the SER increase of the latch in [6] (denoted by R ΔSER [6] ), and over the SER increase of the latch in [14] (denoted by R ΔSER [14] ). In particular, we calculated: R ΔSER [6] , [14] = ΔSER STD; [7] , [8] , [10] ΔSER [6] , [14] ; with
The results reported in Table IV show that, after 6 years of circuit operation, the SER increase of the considered robust latches in category 2 (i.e., those in [6] and [14] ) is at least ten times smaller than the SER increase of the standard latch, and of the other considered robust latches in category 1 (i.e., those in [7] , [8] and [10] ).
Therefore, as highlighted before, the impact of BTI on the SER of robust latches in category 2 is negligible compared to the impact of BTI on the SER of standard and low-cost robust latches in category 1. Finally, we can see that the effect of different P IN=1 is limited, being the relative SER difference between the case with P IN=1 = 0.75 (highest SER) and P IN=1 = 0.25 (lowest SER) less than 1.5%.
V. CONCLUSION
We have analyzed the effects of BTI on the SER of both standard and robust latches. We have shown that the SER of both standard latches and low-cost robust latches, whose robustness relies on the increase of the critical charge of their most susceptible node(s), degrades considerably over time due to BTI. Instead, as for the SER of the most costly robust latches, which avoid the generation of SEs by design, we have proven that it is minimally affected by BTI. For all considered latches, after only 2 years, the SER degradation exceeds 90% of the total degradation exhibited after 6 years of operation. We have also shown that the effect of different input statistics on latch SER is less than 1.5%. The obtained results highlight the fact that, in applications mandating the use of low-cost robust latches, designers will have to develop proper innovative low-cost solutions to counteract SER degradation over time, thus guaranteeing the minimal required level of robustness during the whole IC lifetime.
